USN			21CS3.	
		Third Semester B.E. Degree Exa	mination, June/July 2024	
		Analog and Digital	Electronics	
Tin	ne: :	3 hrs.	Max. Marks: 100	
	N	ote: Answer any FIVE full questions, choosing	ONE full question from each module.	
		Module-1		
1	a.	With a neat circuit diagram and mathematical	analyses explain voltage divider bias circui (10 Marki	
	b.	With a neat circuit diagram explain the working		
2	a.	OR List the advantages of active filters over passive	e filters. (05 Mark	
-	b.	Explain any two performance parameters of po		
	c.	Explain R-2R ladder type D to A converter.	(10 Mark	
		Module-2		
3	a.	Simplify the following expression using K-Mar	-	
U		$F(A, B, C, D) = \sum m(7) + \sum_{d} (10, 11, 12, 13, 14, 15).$ (10 Marks)		
	b.	Simplify the expression using Quine-McClusky		
		10, 12, 13).	(10 Marks	
		OR		
4	a.			
		$f(A, B, C, D) = \sum m(6, 8, 9, 10, 11, 12, 13, 14, 10)$	15). (10 Marks	
	b.	With example explain,		
		i) Map-Entered variable methodii) Petricks method.	(10 Marks	
		ii) i etteks method.	S' (IOMANA	
		Module-3		
5	a.	What is Hazard? With example explain static-0		
	b.	Implement following function using 8:1 multiple $f(a, b, c, d) = \sum_{m} (0, 1, 5, 6, 8, 10, 12, 15).$	iexei. (10 Mark	
		$I(a, b, c, d) = \sum_{m} (b, 1, 3, 6, 6, 10, 12, 13).$	(10 1141 A	
		OR		
6	a.	Implement full adder using 3:8 decoder and NA		
	b.	Design 7-segment decoder using PLA.	(10 Marks	
		Module-4		
7	a.	What are the 3 modeling styles in VHDL? Wri		
		model.	(10 Marks	
	b.	Derive the characteristics equations for D, T, SI	R and JK flip flops. (10 Marks	
		1 of	2	
		1. ¹⁰		

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

21CS33

OR

- Draw the logic diagram of master slave JK flipflop using NAND gates and explain its 8 a.
 - Explain the working of SR flipflop and show how it can be used in debounce circuit. (10 Marks) b.

Module-5

- What is shift register? What are the different types of shift registers? Explain 8 bit serial-in 9 a. serial-out shift register.
 - Explain the following: b.
 - Sequential Parity Checker i)
 - Ring Counter. ii)

b.

(10 Marks)

10 a. With diagram explain parallel adder with accumulator. (10 Marks) (10 Marks)

OR Design Mod-5 synchronous counter using JK flip flop.