

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

21CS33

		Module-4	
7	a.	Explain the structure of VHDL program. Write VHDL code of JK Flip Flop.	(08 Marks)
	b.	Derive characteristic equation of JK, D, D, SR flip flops.	(08 Marks)
	c.	What is T-FF? Give the implementation circuit.	(04 Marks)
		OR 🖉	1 ¹⁰ - 1 - 1 - 1 - 1 - 2 - 2 - 2
8	a.	Explain Master Slave JK FF with neat diagram, Truth table and timing diagram.	(08 Marks)
Ŭ	b.	What are the three different models of writing module body in VHDE. Give vi	
	0.	4: 1 multiplexer using conditional assign statement.	(US Marks)
	c.	Give excitation table of JK and SR FF.	(04 Marks)
	Ο.		
		Module-5	
9	a.	With a neat diagram, explain n-bit parallel Adder with Accumulators	(10 Marks)
	b.	Design Mod-8 Counter using JK Flip flop.	(10 Marks)
	υ.		
		OR	
10	a.	With neat diagram, explain SISO register.	(10 Marks)
10	b.	Design a synchronous counter for the given sequence.	
	υ.	$0 \rightarrow 4 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 0 \rightarrow 4$	(10 Marks)

		Δ	
-			
			a.)
		GY GV	
	d antis		
	Sect		
		2 of 2	
		Car	
2 			8
		•	
		Name of the second s	
			20-0 -