

OR

Q.6	a.	Describe the following types of capacitances present in MOS device with relevant equations: i) Parasitic capacitances ii) Diffusion capacitances	10	L2	CO3
	b.	Write short notes on scaling of MOS transistors.	6	L2	CO3
	c.	Explain dynamic power dissipation in CMOS gate.	4	L2	CO3

Module – 4

Q.7	a.	Explain the operations of C ² MOS logic and draw the schematic for the function $y = \overline{(A \cdot B + (D + E) \cdot C)}$ using C ² MOS logic.	8	L3	CO4
	b.	Explain four phase dynamic logic with relevant diagram.	8	L2	CO4
	c.	Draw pseudo NMOS circuit and explain.	4	L2	CO4

OR

Q.8	a.	Draw schematic representation of CMOS inverter and state its all physical layout considerations and draw its standard layout.	8	L3	CO4
	b.	Explain operations of CVSL logic. State its advantages and disadvantages.	6	L2	CO4
	c.	Write short notes on following I/O structures: i) Input pads ii) Output pads	6	L2	CO4

Module – 5

Q.9	a.	Explain the behavior of two-inverter basic Bi-stable element.	10	L2	CO5
	b.	Explain the operation of NOR based SR latch circuit and define related lumped load capacitances at output node.	10	L2	CO5

OR

Q.10	a.	Explain any 4 techniques followed for reduction of complexity of IC design in structured design strategies.	10	L2	CO5
	b.	Write short note on following related automated synthesis: i) Procedural module definition ii) Silicon compiler	10	L2	CO5
