

1

2

4

transistors and contacts. (10 Marks)

b. Draw the emos circuit and stick diagram for the function  $\overline{(AB+C)D}$ . (06 Marks)

What are the disadvantages of nmos and pmos pass transistors? How is the transmission gate useful in this regard? (04 Marks)

5 With a neat circuit diagram, showing the parasitic capcitance, explain cmos 2 input NOR gate and specify the condition for Kn and Kp to get  $Vth = \frac{VDD}{2}$ . (08 Marks)

b. Realize the functions,

A = xy + x'y' + xy'z and

B = x'y + xy'

using transmission gates.

(06 Marks)

Draw the emos logic circuit for the function (D+E+A)(B+C)=Z.

(06 Marks)

6 Explain the function of a SR latch using NAND2 gates with gate level schematic and cmos circuit. (06 Marks)

b. What is voltage boot strapping? Explain.

(08 Marks)

c. Explain the phenomenon of charge storage and charge leakage in a nmos pass transistor.

(06 Marks)

7 Explain the operation of a cmos differential amplifier with neat circuit.

(08 Marks)

b. Describe the different clock distribution schemes.

(06 Marks)

With neat circuit diagram explain NORA CMOS logic (NP - Domino logic).

(06 Marks)

8 Write short notes on:

a. Domino cmos logic.

b. Bicmos circuits.

c. Cmos process enhancement.

S.O.I technology.

(20 Marks)