## USN

## Third Semester M.Tech. Degree Examination, December 2012 Advances in VLSI Design and Algorithms

Time: 3 hrs. Max. Marks: 100

## Note: Answer any FIVE full questions.

1	a. b. c.	Explain the integrated circuit design techniques. Why we need Ip based design? Mention the types of Ip's. Explain the Ip – life cycle with the help of flow diagram.	(10 Marks) (04 Marks) (06 Marks)
2	a. b. c.	Explain the fabrication theory with respect to design rules and yield. Explain in detail, SCMOS design rules. What are the traditional sources of unreliability?	(05 Marks) (08 Marks) (07 Marks)
3	a. b. c.	Define setup time and hold time. What is dynamic latch and explain latch operation. What is quasi static latch?	(04 Marks) (10 Marks) (06 Marks)
4	a. b. c.	Design a two bit shift register, using a dynamic latch. What is clock skew? What are the sources of clock skew? Explain the clock generation, with the help of PLL block diagram.	(10 Marks) (06 Marks) (04 Marks)
5	a. b.	With a neat structure, explain the operation of carry look ahead adder. Write the detail structure of Booth's multiplier and explain.	(10 Marks) (10 Marks)
6	a. b.	Explain the architecture of high density memory system. Explain PLA with the help of its architecture, circuit, layout and delay.	(10 Marks) (10 Marks)
7	а. b.	Explain some basic concepts of hardware description languages.  What is pipelining? Define through put and latency with respect to pipelining.	(10 Marks) (10 Marks)
8	a. b.	With the help of a block diagram, explain the GALS system. Write a short notes on: i) Gate level simulation	(10 Marks)
		ii) Switch –level modeling.	(10 Marks)

\* \* \* \* \*