

Third Semester B.E./B.Tech. Degree Examination, Dec.2023/Jan.2024 Computer Organization and Architecture

Time: 3 hrs.

Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module. 2. M : Marks , L: Bloom's level , C: Course outcomes.

		Module – 1	Μ	L	С		
Q.1	a.	With a neat diagram, explain basic operational concept of computer.	10	L1	CO1		
	b.	Explain following with an example :	06	L1	CO1		
		i) Three address instruction ii) Two-address instruction			8.		
12		iii) One-address instruction					
	c.	Explain Big Endian and Little Endian with neat diagram.	04	L1	CO1		
		OR 7					
Q.2	a.	Discuss IEEE standard for single precision and double precision floating	08	L1	CO1		
		point numbers with example.					
	b.	What is system software? List functions of system software and explain	08	L1	CO1		
		how the processor is shared between user program and os routine.					
	c.	Explain computer basic performance equation.	04	L1	CO1		
		Module – 2					
Q.3	a.	What is an addressing mode? Explain any five types of addressing modes	10	L1	CO2		
		with example.					
	b.	Write a program to add 'n' number using indirect addressing mode.	05	L2	CO2		
	c.	Explain stack operations.	05	L2	CO2		
		OR					
Q.4	a.	What are assembler directives? Explain various assembler directives used	08	L2	CO2		
		in assembly language program.					
	b.	Explain subroutine linkage with an example using linkage register.	06	L2	CO2		
	c.	Explain the shift and rotate operations with example.	06	L2	CO2		
	T	Module – 3			-		
Q.5	a.	Showing register configuration in I/O Interface, Explain program controlled	08	L2	CO2		
	<u> </u>	input/output with program.	0.6	TO	COA		
	b.	Explain the registers involved in DMA interface.	06	L2	CO2		
	c.	What is an interrupt? Explain interrupt hardware.	06	L2	CO2		
0.6		OR I I CI II	00	TO	002		
Q.6	a.	Explain the following method of handling interrupts from multiple devices.	08	L2	CO3		
	1	i) Daisy chain method ii) Priority structure	00	TO	CO2		
	b.	What is Bus arbitration? Explain centralized bus arbitration mechanism with a post diagram	08	L2	CO3		
	-	with a neat diagram. Explain the concept of vectored interrupt.	04	L2	CO3		
	c.		04	LL	005		
Module – 4O.7a. Explain internal organization of 16×8 memory chip.08L2CO							
Q.7	a.	Explain internal organization of 16×8 memory chip.		L2 L2	CO4		
	b.	With a neat diagram, explain working principle of magnetic disk.	06 06	L2 L2	CO4		
200 2	c.	With a neat diagram, explain virtual memory organization.	00		02		
OR O.8 a. Explain the internal organization of 2M×8 DRAM chip with neat diagram. 08 L2 CO3							
Q.8	a.	Explain the internal organization of 2M×8 DRAM chip with neat diagram.					
	b.	Explain a static RAM cell with a neat diagram.	06	L2	CO3		
	c.	Discuss the concept of cache memory.	06	L2	CO3		

BEC306C

15 JB	1.15				
		Module – 5			
Q.9	a.	Explain with neat diagram, Single Bus organization of data path inside a processor.	08	L2	CO4
	b.	Discuss the control sequence for execution of instruction ADD (R3), R1.	06	L2	CO
	с.	Describe the organization of hardwired control unit.	06	L2	CO
5-11					
		OR			
Q.10	a.	Explain multiple bus/three bus organization with a neat diagram.	10	L2	CO
2.10	b.	What is microprogrammed control? Explain its basic organization with		L2	CO
5		suitable diagram and example.			
		The side of the si			
		Starbander Starbander		• • •	

Jan Managal Managan and a stand a stan