

Fourth Semester B.E./B.Tech. Degree Examination, June/July 2024 **Microcontrollers**

Time: 3 hrs.

Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module. 2. M: Marks, L: Bloom's level, C: Course outcomes.

		Module – 1	Μ	L	С
Q.1	a.	Explain the architecture of an arm embedded device with a neat diagram.	10	L2	CO1
	b.	How are monitor and control internal operations performed in ARM core?	10	L2	CO1
		OR OR			
0.2	9	Explain memory management in ARM core. Compare cache and tightly	10	L2	CO1
Q .=		coupled memory.			
	b.	Explain mechanism applied by ARM core to handle exception, interrupts	10	L2	CO1
		using different vector table.			
		Module – 2			
Q.3	a.	Examine data processing instructions requirement in the manipulation of data register? Explain in brief data processing instructions.	10	L2	CO2
	h.	Explain with examples the following 32-bit instruction of ARN processor	10	L2	CO2
	~	i) CMN ii) MLA iii) MRS iv) BIC v) LDR.			
	L	OR			
Q.4	a.	Explain the following with example :	10	L2	CO2
		i) Stock operation ii) Swap instructions.	·		
	b.	Explain Branch instructions in ARM with suitable example. Demonstrate	10	L2	CO2
		Branch instruct usage flow of execution with an example program.			
	4	Module – 3			
Q.5	a.	How registers are allocated to optimize the program? Develop an assembly	10	L2	CO3
		level program to find the sum of first to integer numbers.			
	b.	How complier handles a "for loop" with variable number of iterations N	10	L2	CO3
		and loop controlling with an example.			
		OR		1	1
Q.6	a.	Explain the following terms with an appropriate example :	10	L2	CO3
		i) Pointer Aliasing ii) Portability issues.			
	b.	How function calling is efficiently used by ARM through APCS with an	10	L2	CO3
		example program.			
	de	Module – 4			1
Q.7	a.	Explain ARM processors exception and modes with a neat diagram.	10	L2	CO4
(b.	Explain exception priorities and link register offset.	10	L2	CO4
	-stille	OR			1
Q.8	a.	List ARM firmware suite features. Explain firmware execution flow and	10	L2	CO4
		Red Hat Boot.			601
	b.	Explain IRQ and Fir exception, also to enable and disable IRQ and FIQ	10	L2	CO4
		interrupts.			
		Module – 5	10		GOE
Q.9	a.	Explain basic architecture of cache memory.	10		005
	b.	Explain process involved in main memory mapping to a cache memory.	10	LZ	005
		OR	10	TO	00-
Q.10	a.	Explain with diagram set associative cache. How are efficiency is measured?	10	L2	05
	b.	Briefly explain cache line replacement policies with an example.	10	L2	CO5
L	1	****			
		Car			