

Third Semester B.E./B.Tech. Degree Examination, Dec.2024/Jan.2025 Digital Logic Circuits

Time: 3 hrs.

Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module. 2. M : Marks , L: Bloom's level , C: Course outcomes.

		Module – 1	Μ	L	С
Q.1	a.	Define combinational logic. What are Canonical forms in combinational logic? Explain the difference between SOP and POS canonical forms with suitable examples.	05	L1	C01
	b.	What are prime implicant and essential prime implicant? Simplify the given Boolean function using KMap and identify its PI and EPI. $f(a,b,c,d) = \sum_{m} m(0,1,2,5,6,7,8,9,10,13,14,15)$	08	L2	CO1
	c.	Given $f(a,b,c) = \overline{ab} + ac + bc}$. Express it in canonical SOP and canonical POS.	07	L2	C01
	-L	OR			
Q.2	a.	Minimize the following expression in POS using K-map: $f(a,b,c,d) = \sum m(1,3,7,11,15) + \sum d(0,2,5)$	05	L3	CO1
	b.	Simplify the Boolean expression using K-map. $f(p, q, r, s, t) = \sum m(0, 2, 4, 6, 8, 16, 18, 28, 30) + dc(3, 7, 11, 19, 27, 31)$	05	L3	CO1
	c.	Using Quine McCluskey and PI Reduction Table, determine minimal SOP for the function, $f(w,x,y,z) = \sum m(1,3,4,7,8,9,12,14) + \sum dc(2,13)$	10	L3	CO1
		Module – 2		1	T
Q.3	a.	Write the Truth table for 8 line to 3 line priority Encoder.	04	L2	CO2
	b.	Write short note on look ahead carry adder.	06	L2	CO2
	c.	Design a combinational circuit to convert BCD to Excess 3 code.	10	L3	CO2
		OR	0.		600
Q.4	a.	Design full adder using a decoder (74138).	05	L3	CO2
	b.	Implement the following function using 8 : 1 MUX. Treat w, x, y as select lines, $f(w, x, y, z) = \sum m(0, 1, 5, 6, 7, 9, 10, 15)$.	05	L3	CO2
	c.	Implement 2 bit comparator using 4-16 decoder.	10	L3	CO2
		Module – 3			0.00
Q.5	a.	With the help of logic diagram, explain the working of Master Slave JK flipflop and explain how race around condition is eliminated.	10	L2	CO3
	b.	Explain how SR flip flop/latch act as switch debouncing circuit and draw its waveform.	06	L2	CO3
	c.	Differentiate between latch and flip flop.	04	L2	CO3
		OR IT OF O	01	12	CO
Q.6	a.	Derive the characteristics equation of SR, JK and T flip flop.	06	L3	CO3
	b. c.	With a logic diagram, explain the working of SR-flip flop. With the help of logic diagram, explain the working of positive edge	07 07	L2 L2	CO3 CO3
		Triggered D-flip flop.	1	1	

BEE306A

		Module – 4			
Q.7	a.	Design a synchronous counter for the following sequence using JK flip flop.	10	L3	CO4
		10p.			
		(ov) (01g)			
		\uparrow			
		R (110)C			
		Fig. Q7 (a)			
	b.	Design synchronous MOD-6 counter using clocked T flip flop.	10	L3	CO 4
0.0	1	OR	12	L4	CO4
Q.8	a.	Design 4 bit register using positive edge triggered DFF to operate as below	12	L4	04
		Mode Select Register operation			
		$\begin{array}{c ccc} 0 & 0 & \rightarrow & \text{Hold} \\ \hline 0 & 1 & \rightarrow & \text{Shift Right} \end{array}$			
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $			2
		$1 \qquad 1 \qquad \rightarrow \qquad \text{Parallel load}$			
	b.	Explain 4 bit SISO uni-directional shift register using DFF (Consider	08	L2	CO4
		positive edge triggered). Module – 5	3		
Q.9	a.	Design a sequential circuit using TFF for the figure shown in Fig. Q9 (a).	12	L3	CO5
		1/0 1/0			
			8		
	1.	Fig. Q9 (a) With a neat diagram, explain mealy and Moore model in a sequential	00	12	CO4
	b.	circuit analysis.	00		04
		OR	1		
Q.10	a.	Write short note on : (i) Read / write memories	10	L2	CO6
	b.	(ii) Programmable ROM Write short note on : (i) Flash memory	10	L2	CO6
(0	(ii) EPROM			
			<u> </u>		

		design of the second se			
		GY CONTRACTOR			
		2 of 2			
		and the second se			