CBCS SCHEME

USN			18CS34
		Third Semester B.E. Degree Examination, Jan./Feb. 2021	* * * * * * * * * * * * * * * * * * *
		Computer organization	
Tir	ne:	3 hrs. Max. N	Marks: 100
	N	ote: Answer any FIVE full questions, choosing ONE full question from each ma	odule.
		Module-1	
4			(00 M 1 1
1	a.	How to measure the performance of a computer? Explain.	(08 Marks)
	b.	Define addressing modes. Explain any five types of addressing modes with exam	ipie. (12 Marks)
			(12 Marks)
		OR	
2	a.	Define subroutine and parameter passing. Explain how to pass the parameter b	v value and
4	a.	by reference.	(10 Marks)
	b.	How the input and output operations are to be performed by the processor? Writ	
	٠.	that reads a line of characters and displays it.	(10 Marks)
			,
		Module-2	
3	a.	Write the scenario when the interrupts are enabled.	(06 Marks
	b.	Explain how the I/O devices should be organized in a priority structure.	(08 Marks
	c.	Define exception, describe the different kinds of exceptions.	(06 Marks
		OR	
4	a.	Define bus arbitration. Explain the two approaches to bus arbitration.	(10 Marks)
	b.	With the help of timing diagram, explain the read operation on the PCI bus.	(10 Marks)
		Module-3	
5	a.	Explain the operation of a CMOS memory cell.	(06 Marks
	h	With a past figure, explain the organization of a 2M × 32 memory module using	10 512K × 9

OR

(08 Marks)

(06 Marks)

- What is the use of a cache memory? Explain in detail the three types of determining the cache locations to store memory blocks. (10 Marks) (10 Marks)
 - How the parallelism is to be used as on interleaving? Explain.

Module-4

- A half adder is a combinational logic circuit that has two inputs x and y and two outputs 7 sum(s) and carry(c), resulting from the binary addition of x and y.
 - i) Design a half adder as a two-level AND-OR circuit.

c. Explain the internal structure of synchronous DRAM.

static memory chips.

- ii) Show how to implement a full-adder using two half address and external logic gates, as
- Given, multiplicand A = +23 and multiplier B = -10. Perform the multiplication of A and B using Booth's algorithm. (10 Marks)

OR

(10 Marks) Explain 4-bit carry-look ahead adder. Perform the division of $8 \div 3$ using restoring division. (10 Marks)

Module-5

Write and explain the control sequence for execution of the instruction Add(R3), R1. (10 Marks)

Explain the three-bus organization of the dater path.

(10 Marks)

OR

Explain in detail the organization of control unit. Explain the operation of 4-stage pipeline. (10 Marks)

(10 Marks)