





(07 Marks)

## **NEW SCHEME**

## First Semester M.Tech. Degree Examination, June 2007

		First Semester M.Tech. Degree Examination, June	2007
	Tim	ne: 3 hrs.]	
		Note: Answer any FIVE full questions [Max	k. Marks:100
	1	<ul> <li>a. Starting from the fundamentals, derive an expression for threshold volt transistor.</li> <li>b. Briefly explain the following terms: i) Channel length modulation ii) Fowl tunneling iii) Impact ionization.</li> <li>c. With a neat diagram showing the levels of various voltages and transfer explain the noise margin.</li> </ul>	(06 Marks) er – Nordheim
	(	<ul> <li>a. Explain the working of differential inverter with a neat diagram and characteristics.</li> <li>b. With respect to: i) Change in control input ii) Change in switched input transmission gate output characteristics.</li> <li>c. Discuss the various circuit arrangements to be employed in BICMOS inverted.</li> </ul>	(06 Marks) t, explain the (06 Marks) ers.
3		Explain with neat sketches the lambda bared design rules with resp transistors and contacts.  With a neat structure (final diagram) explain the twin-tub CMOS process.  Bring out the differences between metal interconnect and polysilicon / refiniterconnect.	(08 Marks) ect to wires, (08 Marks) (06 Marks) ractory metal
4		Show that the transit time and time delay are interchangeable in CMOS	(06 Marks)  technology.
	b c	Derive an expression for total delay when number of stages N is odd and driving large capacitive loads.	(08 Marks) d even while
5	a.	With a neat CMOS circuit diagram showing the parasitic capacitance ext	(04 Marks) Nain 2 innut
since the gate and specify the condition for $K_n$ and $K_n$ to get $V_n =$		(07.34	
	b. c.	Bring out the differences between AND-OR-inverter (AOI) logic and OR-A (O-A-I) logic with a suitable example.  Explain briefly the SR latch with gate level schematic truth tables and CN	ND-inverter
6	a. b. c.	Explain the phenomenon of charge storage and charge leakage and obtain the for the holding time thold.  Dynamic CMOS logic circuits cannot be essential.	(07 Marks) e expression (07 Marks) (06 Marks)
7	a.	profiled NORA CWOS system with relevant diagrams	/n====
	b.	conventional CMOS band gap reference.	(10 Marks) e V <sub>REF</sub> in a
8	a. b. c.	Explain the latch up phenomenon in a CMOS structure with the help of crossiew, circuit model and V-I characteristics.  Bring out the differences between NMOS and CMOS fabrication processes.  Explain the various techniques employed for generation of clock in CMOS to	(08 Marks)