CBCS SCHEME

USN		T			18EC72
ODI					

Seventh Semester B.E. Degree Examination, June/July 2023 VLSI Design

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Implement a 4:1 multiplexer using:
 - i) Transmission gate
 - ii) Tristate inverters

triggered D flip-flop.

(08 Marks) (04 Marks)

- b. Realize CMOS compound gate for the function: Y = D + A(B + C).
 - With necessary circuit diagram and timing diagram explain the operation of positive edge

(08 Marks)

OR

- 2 a. Draw the circuit diagram of a CMOS inverter and its DC transfer characteristics. Explain various region of operation and indicate the voltage levels. Derive the equation for switching threshold.

 (10 Marks)
 - b. Derive the equation for drain current of a MOSFET in non-saturated and saturated region of operation. (06 Marks)
 - c. Explain the following non-ideal effects of a MOSFET -channel length modulation mobility degradation. (04 Marks)

Module-2

3 a. With necessary diagrams explain CMOS n-well fabrication process.

(12 Marks)

b. Draw the layout of Y = ABC + D and estimate the area.

(08 Marks)

OR

- 4 a. With necessary diagrams explain lambda based design rules for wires, contact cuts and transistors. (08 Marks)
 - b. Explain MOSFET capacitances in three different regions of operation with necessary diagrams and equations. (06 Marks)
 - c. What is Scaling? Compute drain current, power, current density, power density, Cox for constant field scaling. (06 Marks)

Module-3

- 5 a. Explain the RC delay model to compute the delay of the logic circuit. Also calculate the delay of unit size inverter driving another unit size inverter. (08 Marks)
 - b. With necessary circuit example explain:
 - i) Pseudo nMOS
 - ii) Ganged CMOS.

(06 Marks)

- c. Explain the following CMOS optimization techniques with necessary examples:
 - i) Input ordering
 - ii) Asymmetric gates.

(06 Marks)

OR

- Analyze the three input NAND gate using Elmore's delay and compute the falling and rising propagation delays if the output is loaded with 'h' identical gates.
 - b. Compute and compare the logical effort and parasitic delay of the following gates with the help of schematic diagram:
 - i) 2 input NOR gate

ii) Input NAND gate.

(06 Marks)

c. Explain Cascade voltage switch logic (CVSL) implement two input OR/NOR gate using (06 Marks) CVSL.

Module-4

Compute the output voltage Vout in the following pass transistor circuits. Assume 7 $V_{tn} = 0.7 V.$




Fig.Q7(a)

(08 Marks)

- b. With necessary diagrams and equations explain charge storage and charge leakage in (06 Marks) dynamic logic.
- c. With necessary circuit diagrams explain resettable latches with

i) synchronous reset ii) asynchronous reset.

(06 Marks)

- Explain dynamic logic with an example. Also explain the advantage and limitations of 8 (08 Marks) dynamic logic.
 - With necessary circuit diagram explain 3 bit dynamic shift register with enhancement load (08 Marks) (radio less).
 - Explain dynamic synchronous CMOS transmission gate logic with necessary diagrams.

(04 Marks)

With necessary circuit diagram explain the operation of four transistor DRAM cell. (06 Marks)

Explain the terms: i) controllability ii) obsevability iii) repeatability iv) survivability.

(08 Marks)

Explain full CMOS SRAM cell with necessary circuit topology.

(06 Marks)

OR

Explain CMOS bridging fault with necessary example. 10

(06 Marks)

What is a fault model? Explain stuck at fault model with examples.

(08 Marks)

Draw the circuit of 3 bit BILBO register and explain.

(06 Marks)