Seventh Semester B.E. Degree Examination, Jan./Feb. 2023 **VLSI Design**

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 With neat graph define Moore's law. Explain the history of integrated structures. (06 Marks) a.
 - b. Realize CMOS logic structure for the Boolean expressions:

i) $y = (a \cdot b) + (c \cdot d)$

ii) $y = a \cdot (b + c)$.

(06 Marks)

With neat diagrams, explain 3 regions of operations of nMOS transistor.

(08 Marks)

- List the any three non ideal features of transistors. Explain each in detail. 2 a. (06 Marks)
 - Draw the diagram of general logic gate structure. Explain 2-input CMOS NAND gate functioning using truth table. (06 Marks)
 - Draw schematic diagram of CMOS inverter. Explain the graphical derivation of CMOS inverter DC characteristics. (08 Marks)

Module-2

vii) Doping densities N_A, N_D.

With neat diagrams, explain the complete CMOS fabrication process. 3 a. (12 Marks)

i) Channel

Using relevant equations explain full scaling (constant field scaling) applied to b. length ii) Channel depth iii) Oxide thickness iv) Junction depth

v) Supply (08 Marks)

OR

Write a short note on timing analyzer. 4 a.

vi) Threshold voltage

(06 Marks)

- With neat diagrams, explain the lumped representation of parasitic MOSFET capacitances. b. (08 Marks)
- Draw and explain layout rules for transistors. C.

(06 Marks)

Module-3

Explain various stages of timing optimization in VLSI design. 5

(08 Marks)

With equations explain the calculation of inverter delay.

(06 Marks)

c. Estimate the propagation delay t_{pd} for unit inverter driving 'm' identical unit inverters using Elmore delay. (06 Marks)

Draw the diagram of photo masking with a negative resist and explain. 6

(08 Marks)

(06 Marks)

- What is logical effort? Explain HI-Skew inverter construction by down sizing of nMOS transistor. (06 Marks)
 - Explain pseudo nMOS inverter with schematic diagram and DC transfer characteristics.

Module-4

Draw and explain the functioning of pulse generators.

(08 Marks)

Explain the working of resettable flip-flops and latches.

(12 Marks)

Draw and explain the features of C²MOS latch. 8

(08 Marks)

With neat circuit diagrams, explain 4 transparent latches. Write the advantage and disadvantage of each. (12 Marks)

Module-5

Draw the diagram of 4 bit × 4 bit NOR based ROM array, explain the functioning. 9

> (08, Marks) (12 Marks)

What is static RAM? With neat diagram explain any 3 static RAM circuits.

Write a short note on design for testability. 10

(06 Marks)

Explain manufacturing test principles in detail.

(06 Marks)

Explain the logic verification principles.

(08 Marks)